MHT CET Physics question

Not in JEE Advanced syllabus

The logic behind 'NAND' gate is that it gives:

Answer: (A),(B)

Solution

NAND gives Y = : for inputs (0, 0) the output is 1 (high), and for (1, 1) the output is 0 (low), so

Create a free account to read the complete working, and practise questions like this in a timed test.

Question ID VK-085046