MHT CET 2026 Physics question

PhysicsSemiconductor ElectronicsMHT CET 2026

Not in JEE Advanced syllabus

In the case of NAND gate, if A and B are inputs and Y is the output then

Answer: (C)

Solution

A NAND gate is an AND gate followed by a NOT gate, so its output is the complement of the AND output: , which is 0 only when both

See the full step-by-step solution

Create a free account to read the complete working, and practise questions like this in a timed test.

Create a free account

Question ID VK-096045